

What is claimed is:

1. A delay locked loop (DLL) in a semiconductor device, comprising:

5 an clock buffer receiving an external clock signal and an inverted clock signal and outputting first and second internal clock signals to be used in the DLL circuit; and

 a variable clock divider receiving the second internal signal from the clock buffer and variably dividing the second
10 internal clock signal to have a predetermined pulse width according to a control signal based on a column address strobe (CAS) latency, which is set according to a frequency of the external clock signal, wherein the control signal is initially set to have a first logic level and is enabled to a second
15 logic level when the CAS latency corresponds to a predetermined frequency.

2. The DLL as recited in claim 1, further comprising:

 a plurality of delay lines, each delay line having a
20 plurality of unit delay;

 a phase comparator comparing a phase between a reference clock signal generated from the variable clock divider and a feedback signal;

 a shift controller for generating a shift right signal or
25 a shift left signal according to a comparison signal outputted from the phase comparator;

 a shift register for adjusting amount of delay of the

delay lines in response to the shift right signal or the shift left signal; and

a delay model generating a feedback signal by compensating a time difference between the external clock signal and the internal clock difference.

3. The DLL as recited in claim 1, wherein the variable clock divider includes:

a first divider for generating a first divided signal having a first pulse width and a first period by receiving the second internal clock signal;

a second divider for generating a second divided signal having the first pulse width and a second period and a third divided signal having a second pulse width and the second period by receiving the first divided signal;

a selector for selectively outputting the second divided signal and the third divided signal in response to the control signal;

a third clock divider for generating a fourth divided clock signal having the first pulse width and a third period or a fifth divided clock signal having the second pulse width and the third period as a reference clock signal by receiving the second divided signal and the third divided signal; and

an output driver outputting an inverted reference clock signal into the delay lines.

4. The DLL as recited in claim 3, wherein the first

divider includes:

a 1st NAND gate performing a NAND operation by receiving the second internal clock signal;

5 a 2nd NAND gate performing a NAND operation by receiving the second internal clock signal;

a 1st inverter inverting the second internal clock signal;

a 3rd NAND gate performing a NAND operation by receiving an output signal of the 2nd NAND gate;

10 a 4th NAND gate, which is cross-coupled with the 3rd NAND gate, outputting the first divided signal by performing a NAND operation for an output signal of the 1st NAND gate;

a 5th NAND gate performing a NAND operation by receiving output signals of the 3rd NAND gate and the 1st inverter;

15 a 6th NAND gate performing a NAND operation by receiving output signals of the 4th NAND gate and the 1st inverter;

a 7th NAND gate performing a NAND operation by receiving an output signal of the 6th NAND gate and outputting an output signal to the 2nd NAND gate; and

20 a 8th NAND gate, which is cross-coupled with the 7th NAND gate, performing a NAND operation by receiving an output signal of the 5th NAND gate and outputting an output signal to the 1st NAND gate.

25 5. The DLL as recited in claim 3, wherein the second divider includes:

a 9th NAND gate for performing a NAND operation by

receiving the first divided signal;

a 10th NAND gate for performing a NAND operation by receiving the first divided signal;

a 2nd inverter inverting the first divided signal;

5 a 11th NAND gate performing a NAND operation by receiving an output signal of the 10th NAND gate;

a 12th NAND gate, which is cross-coupled with the 11th NAND gate, outputting the second divided signal by performing a NAND operation for an output signal of the 9th NAND gate;

10 a 13th NAND gate performing a NAND operation by receiving output signals of the 11th NAND gate and the 2nd inverter;

a 14th NAND gate performing a NAND operation by receiving output signals of the 12th NAND gate and the 2nd inverter;

15 a 15th NAND gate performing a NAND operation by receiving an output signal of the 14th NAND gate and outputting an output signal to the 10th NAND gate; and

a 16th NAND gate, which is cross-coupled with the 15th NAND gate, performing a NAND operation by receiving an output signal of the 13th NAND gate and outputting an output signal
20 to the 9th NAND gate.

6. The DLL circuit as recited in claim 3, wherein the selector includes:

25 a first pass gate for passing the second divided signal to the second clock divider when the control signal is the first logic level, and for breaking the second divided signal when the control signal is the second logic level; and

a second pass gate for passing the third divided signal to the second clock divider when the control signal is the second logic level, and for breaking the second divided signal when the control signal is the first logic level.

5

7. The DLL circuit as recited in claim 3, wherein the third divider includes:

a 17th NAND gate for performing a NAND operation by receiving an output signal of the selector;

10 a 18th NAND gate for performing a NAND operation by receiving the output signal of the selector;

a 3rd inverter inverting the output signal of the selector;

15 a 19th NAND gate performing a NAND operation by receiving an output signal of the 18th NAND gate;

a 20th NAND gate, which is cross-coupled with the 19th NAND gate, performing a NAND operation for an output signal of the 17th NAND gate;

20 a 21st NAND gate performing a NAND operation by receiving output signals of the 19th NAND gate and the 3rd inverter;

a 22nd NAND gate performing a NAND operation by receiving output signals of the 20th NAND gate and the 3rd inverter and outputting a reference signal;

25 a 23rd NAND gate performing a NAND operation by receiving an output signal of the 22nd NAND gate and outputting an output signal to the 18th NAND gate; and

a 24th NAND gate, which is cross-coupled with the 23rd

NAND gate, performing a NAND operation by receiving an output signal of the 21st NAND gate and outputting an output signal to the 17th NAND gate.